Given the maintenance of Moore's law behavior, core count is expected to continue growing, which keeps demanding more memory bandwidth destined to feed them. Memory controller (MC) scalability is crucial to achieve these bandwidth needs, but constrained by I/O pin scaling. In this study, we introduce RFiof, a radio-frequency (RF) memory approach to address I/O pin constraints which restrict MC scalability in off-chip-memory systems, while keeping interconnection energy at lower levels.
INTRODUCTION
Higher transistor densities described by Moore's law have been pushing core count growth along different processor Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. CF '13, May 14-16, 2013 generations. As a result of the core count growth, memory pressure increases due to the higher contention, i.e., while subject to larger latencies, less bandwidth is available to the cores -likely decreasing the performance. For example, given the currently largest multi and manycores are in the 16-256 core range, and the expected core count growth in next processor generations, MC-scalable systems are required to supply appropriate bandwidth to them.
To be able to provide enough bandwidth, typical adopted solutions are based on faster and larger memory width, keeping the same levels of MC I/O pin counts -in this paper, simply I/O pins or pins. While employed in many commercial hardware platforms, these solutions are DDR-based, and are cost-effective design alternatives when pin and MC count are kept at low levels.
As core counts grow, we observe that these DDR solutions, as illustrated in Figure 1a , are bound by pin constraintsreported in ITRS [13] as higher pin density per unity of area and total amount of pins -restricting memory bandwidth improvement via MC scalability. Furthermore, although 3Dstacking memories eliminate the need of pins, allowing larger memory parallelism, researchers [11] report that rank stacking create restrictions to dissipate heat. Therefore, it is fundamental to search off-chip memory solutions which are pin-and MC-scalable -or simply scalable.
We point out that off-chip scalable solutions employ tele -communication mechanisms coupled with a low latency media to address scalability restrictions. For example, optical and wired-RF -or simply RF -solutions [7] [39] respectively employ frequency division multiplexing mechanisms (known as wavelength division multiplexing in optics), and fiber/RF transmission lines in order to reduce pin counts, thus allowing scalability. More commercial solutions such as Intel FBDIMM employ serialization [12] , which is also used in RAMBUS XDR2 [33] in addition to equalization. However, as DDR memories, these two commercial techniques are neither pad/pin scalable and nor present bandwidth per pad/pin comparable to optical/RF scalable systems [7] [39] . Reports [20] [21] [35] show that RF systems present significant lower development cost, lower temperature sensitivity, and lower power utilization when compared to optics ones.
In order to address multicore scaling demands, in this paper we introduce RFiof, a novel RF-memory approach aiming a scalable, while power-efficient, with minimum set of RF elements along the memory path, as illustrated in Figure 1b. We create an RFiof model and evaluate it with several memory bandwidth-bound benchmarks using accurate simulation tools.
In RFiof, as a replacement of the traditional pin, we introduce the novel concept of RFpin. RFpins satisfy the requirements RF design requirements, which consist in working at RF range of frequencies, minimizing the number of elements, and being scalable. in RFiof we have selected similar structures to the ones proposed by Lameres et al. [17] , which employ a microstrip 1 and a microstrip-to-trench interface -both composing what we define as an RFpin, and a coaxial cable [17] . To satisfy the requirements of scalability, we propose to extend Lameres' design [17] to fit multiple RFMCs and ranks. To the best of our knowledge, the proposed set is for the first time employed to reduce pin counts. We observe that these structures are an electric alternative, while symmetrical to optical systems: optical MCs, optical TX/RX, fiber, and optical rank, versus RFMCs, RF TX/RX, coaxial cable, and a traditional electrical rank.
In this paper, we present the design, modeling, viability, and evaluation of RFiof in terms of RFpins and RFMC scalability for future technology nodes and different commercial memory generations, comparing it to the traditional electrical-based memory path. In addition, we perform an analysis and investigation of the modulation, high frequencies, circuitry, and area aspects used in RFiof. Using ITRS [13] predictions, RF [20] [21] [35] technology predictions, and real elements [17] [25] , we show that while DDR-compatible, RFpins match different generations of rank bandwidth demands, and most importantly, RFpins are scalable being able to address pin limitations: having optical Corona [7] as baseline, RFiof is count comparable -4 RFpins per rank, and have significant lower pin usage than RAMBUS XDR2 [33] and Intel FBDIMM [12] memory systems.
Considering standard server motherboards dimensions and the fact that the use of an auxiliary memory board is likely to increase power, chassis size, cooling, and manufacturing costs, we restrict scalability investigation to 32 cores: for a 32-core-processor we examine up to 32 RFMCs, or alternatively, core:MC ratios from 1:32 to up to 1:1.
Given that RFpins are scalable, we demonstrate architectural scalability and latency benefits, as well as its performance effects in two independent but complementary ways: (a) memory parallelism benefits through the use of RFpins; (b) latency improvements when transferring bursts and memory commands at the speed of light [34] , i.e., by reducing the wire delays between the RFMC and rank. Having a MC baseline correspondent to an electrical-based version with pins scaled under ITRS constraints, our findings show that employing standard ranks properly interfaced to RF TX/RX, bandwidth and performance are respectively improved by a factor of 7.2x and 8.6x, when compared to the baseline. Moreover, since bandwidth and (b) latency are directly related, we observe around 69% of latency reduction.
We evaluate the architectural area and power benefits of replacing MCs with RFMCs. Our findings show that each MC can be replaced with 2.8 RFMCs, thus allowing larger scalability and improving bandwidth, or alternatively an area saving benefit of up to 65.6%. Furthermore, we show that pads are eliminated in RFiof, which may reduce chip fabrication costs as a consequence of pad area reduction. In terms of power / energy, replacing MCs with RFMCs can save up to 80% of interconnection energy. This paper is organized as follows: section 2 discusses the I/O pin problem. Section 3 presents RFiof, compares it to traditional, and to scalable solutions. Section 4 presents the experiments and results. Section 5 presents the related work, and section 6 concludes it.
THE I/O PIN PROBLEM AND SCALABLE SOLUTIONS
Through this sequence of experiments, we illustrate how the I/O pin problem limits bandwidth in regards to pin counts. Furthermore, we show why current solutions are not scalable, and what is behind high-bandwidth pin scalable solutions such as RF, optical, and 3Dstacking.
Background/Motivation: The I/O pin problem
We start briefly listing the representative background reason elements of the I/O pin problem: (i) electromigration at higher clock rates and pitch size densities; (ii) crosstalk due to likely higher route densities [13] ; (iii) giving smaller dimensions, an I/O-pad-to-PCB-pad reliable connection is likely to be challenging. All three aspects affect bandwidth.
Before describing the motivations for higher pin / bandwidth demands, we first define the electrical baseline MC count, using the scaling predictions by Polka [1] and ITRS [13] , as well as current AMD Bulldozer processor. We conclude that 32-core-OOO processors are likely to have 5 MCs (32:5 core-to-MC ratio), defined as the baseline MC count.
To investigate the I/O pin problem, we employ the methodology proposed by Marino [22] , not to pads, but to pins, which consists comparing the potential performance of RFiof using scalable RFpins -obtained at 1:1 core:MC ratio, with the baseline under pin constraints, in two experiments. (i) the bandwidth of one rank is obtained to proper calibrate the system; (ii) the first experiment is extended from 32:1 up to 32:32 core:MC ratios (32:32 equivalent to 1:1), by proportionally increasing pin counts with MC counts. Then, RFMC cable rank Before summarizing the experiments, we point that we have selected a generic rank employed in PCs, (DDR3, 64 data bits, 1333 Mtransactions/s or MT/s) based on the Micron model MT41K128M8 of 1GB [28] , described in table 1. The two experiments are modeled employing M5 [30] and DRAMsim [8] simulators, with the following settings: (i) a bandwidth measurement using STREAM benchmark [26] (table 2) is experimented for a set formed by one core (1 core, 4.0GHz 4-wide-OOO core, one 4.0GHz-MC), one crossbar with 1-cycle latency -further described in table 1, and one MC connected to just one rank (to extract its maximum bandwidth); (ii) this set configuration is extended to a 32-core system with core:MC proportions varying from 32:1 to 32:32 (or 1:1). Experiment (i) reports an average memory bandwidth of 2.5 GBytes/s for one rank, which confirms its proper [28] calibration. In experiment (ii), as illustrated in Figure 2b , our findings show that the 1:1 core:MC ratio has about 6x larger bandwidth magnitude than the 32:5 ratio of the baseline, which motivates the search for addressing scalability. As a result of Micron manuals' investigation [28] , we observe that 50% of the module pins are destined to power purposes while the other 50% for the rest of signals, i.e., 120 pins are dedicated to control/data/address signals (240 on total). Regarding pin usage, Figure 2b presents the result of experiment (ii) with different core:MC ratios and shows that employing 32 ranks would require the significant amount of 32 * 240 = 7840 pins, which would require larger package area, routing, and costs.
Additionally 
Current memory solutions do not scale
We define the bandwidth per pin as:
bw pin = bandwidth rank/number of IO pins (1) Typical DDR-family design involves the utilization of wider buses and larger clock frequencies -both as numerator parameters of (1) -to achieve high bandwidth per pin. Moreover, using the 180-240 typical rank range and 17GB/s-datarate reported by Polka [1] as inputs to equation (1), it produces a low-magnitude bandwidth per pin of 2Gbits/s/pin. Intel FBDIMM [12] employs a pair of serial differential shortwide busses to connect MC and a cache buffer (responsible for a large power consumption) placed at the ranks to achieve 48 pins/MC and a 2.5Gbits/s/pin-data-rate, while RAMBUS XDR2 [33] uses a high speed serial signaling with adaptive equalization (by removing the signal resistor-capacitor component over serial transmission) to achieve 32 pins/ MC and a 12.8 Gbits/s/pin-data-rate [33] . We observe that these two commercial solutions provide larger bandwidth per pin and reduced pin usage than DDR memories, however their still significant pin count magnitudes do not allow MC scalability, which triggers the search for high-pin-scalable mechanisms.
Pin-scalable: Optical and RF
We note that general mechanisms that contribute to high scalability are not only exclusive to optics [7] , but also of RF [22] . Researchers report [34] that in RF, signals travel at close-to-light speed, with significant low-magnitude energy utilization for 1mm-30cm distance-range [20] [35] , and, as in optics, Frequency Division Multiplexing mechanism (FDMdata are carried by different frequency bands) is employed. Finally, to the previously mentioned factors, its lower costs and CMOS fabrication maturity aspects mentioned in [35] favors RF comparatively to optics.
Since high scalable solutions use modulation, we incorporate this mechanism into equation (1): bw pin = ncarrier * data rate/number of IO pins, (2) Using Corona [7] with its 2 optical pins per MC and its wavelengths (carriers), we have:
or 640 Gbits/s/pin, which is much larger than current solutions such as the 12.8Gbits/s/pin obtained in RAM-BUS XDR2 [33] . Furthermore, Corona [7] employs half of pins used in typical RF solutions (4RFpins, 50Gbits/s/pin ranges), such as RFiof (details in section 4.1) can provide.
Comparing RF, 3Dstacking, and Optical
We now compare electrical/3Dstacking, optics, and RF under different aspects. In RF and optics, reports [15] [21] [35] indicate that the typical time range for up-conversion/downconversion from data to light/RF waves and vice-versa delays is similar in optical and RF -about 200 ps. Furthermore, researchers [31] [35] observe that optics presents a higher loss if compared to RF, since at this point, in terms of fabrication integration, optical and electrical are not as closer as RF and electrical.
The employed number of optical carriers is distant (4-12/64) from the theoretical limit(256), thus needing to mature if compared to RF. Confronting Frank Chang [21] and Kirman [31] studies, we observe that waveguides width/pitch to minimize crosstalk have a similar behavior in optics and RF. In terms of power and temperature, respectively an extra bus is needed for the optical laser power and optical circuits are reported [21] to be very sensitive, while RF follows CMOS. In terms of transceiver area, we notice that both technologies are reported [15] [21] [35] to use similar ranges.
We now compare RFiof and 3Dstacking. Regarding latencies, since researchers [20] [21] indicate that RF signals take around 100ps to travel 1cm-distance, we estimate that to travel 2.5cm -RFiof RFMC-to-rank distance, signals take around 250ps. However, in 3Dstacking systems, reports [19] indicate that to traverse 200 µm-1000 µm -equivalent to a 20-layer stack, signals take around 12ps, thus having 20x smaller delays when compared to RFiof. Regarding rank width, while typical 3Dstacking has 64-128 Byte-wide ranks, RFiof ranks are 8Byte-width ones, to keep typical rank width/size compatibility. Considering vertical RF lines -as replacement of TSVs in 3Dstacking systems -were employed to transfer larger-width ranks, they are likely to demand more RFpin related structures (microstrips and microstrip-to-coaxial interfaces), but not RFpads -replacement of pads -since RFpads or equivalent are embedded and not respectively present either in RFiof or in 3Dstacking. In the latter, ranks are placed on a different 3D-layer, and when these and MCs are scaled together, processor temperature is reported to be affected [11] . In this case, with ranks placed on the motherboard in RFiof, processor temperature and heat dissipation are not affected.
RFIOF
We point out that the selection of RFiof elements was inspired in optics systems such as Corona [7] , where each optical pin and rank are connected via an optical fiber, versus an RFpin and coaxial cable in RFiof. Researching RF-based elements [17] [21] [35] , our findings show that the structures proposed by Lameres et al. [17] fall in this category, once its RF structures have symmetric elements to optical counterpart, such as in Corona [7] .
In order to connect processor and memory, RFiof employs the following methodological principles: (i) RF design, (ii) minimization of components, (iii) low cost, and (iv) CMOS integration, which analysis, modeling and formulation, are discussed in the following sections.
Overview and Analysis
Regarding (i), the use of elements not designed according to RF rules is likely to cause undesirable bandwidth degradation effects such as reflections, distortions, and dispersion effects at high-frequencies, thus causing signal loss and consequently bandwidth reduction. Since traditional pin-related structures are difficult to be implemented with controlled impedances, the previously bandwidth degradation effects are likely to happen in this frequency range.
Typical pin structures, as illustrated in Figure 1a , have many elements, which many are not matched in terms of impedances. (ii). Furthermore, PCB are long and significantly capacitive structures [18] . To address these effects in RFiof, impedances between two consecutive elements along the chain of the signal path are matched to avoid signal reflection at high frequencies. The proper impedance matching also reduces capacitive effects, which decreases reflection effects, thus minimizing bandwidth degradation. RFiof elements [17] are described along the next subsections.
To contrast with typical MCs, PCBs, and pins, RFiof utilizes a RFMC, microstrip, microstrip trench, and a coaxial cable. Figures 1b, 2a , and 3a illustrate RFiof general side view, floorplan, general view, 3D view, its elements, and their interconnection.
In RFiof, RFMCs are responsible for memory control, memory data transfers, and modulation of data/commands into RF, while the microstrip and microstrip-trench-to-coaxial interface are functionally similar to MC traces as well as an interface for the coaxial cable. And, the end of the path, we have TXs/RXs at the rank [17] [25] [29] which bring the signals from RF domain to digital.
Regarding (iii), RFiof employs a coaxial cable to connect RFMC and each rank, which is simple, modular, and individually upgradable if connected to faster memories, while cost-effective by reducing motherboard costs via elimination of PCB traces and vias connected to MCs. Moreover, the RF cable presents typical lower cost than a fiber.
About (iv), elements such as microstrips and interfacessuch as microstrip-to-trench interface, are very commonly employed in RF. Furthermore, these elements are traditionally fabricated in CMOS, which allows a better integration with traditional digital, when compared to optical elements.
By construction, a microstrip is designed with impedance and propagation constant as a function of the dimensions and dielectric material so that multiple carriers can be simultaneously transmitted while keeping low delays [29] . Its propagation delay is a function of the dimensions and the dielectric material as further described in section 3.5. Figure 3b illustrates several interface elements. The microstrip-to-coaxial interface allows RF signals to be transferred from the microstrip to the coaxial cable -selected as media as explained in the next paragraph. It is implemented according to the previously mentioned RF design methodology, thus allowing dispersion control [17] . According to Lameres et al. [17] [16], the microstrip trench is etched into the die substrate and then plated with conducted material, while the polygonal shaped trench guarantees mechanical alignment and supports the trench [16] ; both techniques and the Lameres [16] fabricated prototype demonstrate RFiof potential fabrication viability.
The coaxial cable -adopted due to its mobility, flexibility, upgradability, and low cost -connects the trench at the RFMC to ranks placed around the cores as illustrated in figure 2a. Coaxial cables can be fabricated with very small diameters. For example, a 3mm-diameter, 400-GHz range one, is fabricated by Micro-coax [27] , and is appropriate for RFiof use.
RFiof signal path
Before showing RFiof signal path, we show that a typical MC signal path for purposes of reference. As shown in Figure 1a , at the flip-chip package interface, the signal path generated in the MC goes through the following path: MC, package trace, package via, repeaters, the structures which form the pins -such as pad, solder balls, and PCB-padand finally the signal reaches the PCB trace, and PCB via, followed by the same sequence in the opposite order when these signals traverse back from the rank to the MC.
In RFiof, TX/RX are placed at RFMCs and ranks (which were presumed as single chips). The path of the signals upon a cache request (Figure 1b ) is as follows: at the TX, the digital address is are converted to analog waves and, after they traverse the microstrip, they are sent through the microstrip/microstrip-to-coaxial interface, coaxial cable, and reach the rank RX -where the analog waves are converted back to digital, finally reaching the rank. The signal does traverse the same path in the opposite direction when a rank responds with the data burst. At the RX, it is converted down back and achieves the processor.
Ranks
We assume that the ranks can be fabricated as single chips (Figure 1b) , so that the microstrip can be used to exchange requests and responses signals via TXs/RXs. The microstrip total length and cable length are kept at minimum to guarantee minimum delays and lower costs.
Extension: Proposal to Fit Many RFpins
We propose an extension of Lameres design [17] [16], originally designed to work with frequencies up to 60 GHz, considering that these elements follow RF modeling proposed by Frank Chang et al. [21] [25], described in more details in section 3.5. These models presuppose elements designed for RF frequency ranges, and have their fundamentals on the extensive RF design and validation techniques, while very commonly utilized in the RF area [21] [25] [34] . Furthermore, these models were vastly employed for different purposes (caches, memory) and at different ranges of frequencies [20] [21] [39] , the latter which we envision in the proposed extension, after re-designed to operate at a larger frequency range, aiming to scale RFpins. RFiof employs microstrips which belong to the class of elements employed in these models. Regarding the used cable (table 1) , it is designed to work properly at the targeted frequency, with appropriated construction parameter [27] .
The proposed extension aims to scale RFpins, addressing the following restrictions: (i) typical coaxial cable dimensions are significant large when compared to typical package dimensions; (ii) each RFpin connects an RFMC to a rank. Before we describe the proposed extension, we point out that we presume typical package dimensions of 20mm x 20mm, and that since 3mm-cables coaxial cables are fabricated [27] , cables with thinner diameter can be fabricated.
The extensions proposed are restricted to the microstrip and MEM-trench infrastructure. Starting from the set formed by the microstrip and micro-strip-to-trench structures showed in Figure 3b , we superpose another similar set, but flippedillustrated on the left of Figure 3c . The 8 cables are arranged in rows, side by side, so that they can be fit in one package side (20mm -right of the Figure 3c ), allowing 32 coax cables, which connect the 32 RFMCs to the (32) respective ranks.
Delay Modeling and Formulation
We start this subsection briefly describing about RFiof circuitry and modeling. We further explain how the circuitry and modeling incorporate reduction of transmission errors and noise margin. We also explain what are the essentials of the modeled RF circuitry and how the models behave with technology improvement.
Generically regarding RF circuits, researchers [34] report that RF signals are mostly represented by its LC (inductivecapacitive) part, and that inductors dominant [21] in RF circuitry are inversely proportional in size to the operational frequency. Therefore, as reported in ITRS [13] , due to frequency scaling and consequent carrier frequency scaling, TX/RX area also scales down. Similarly, according to [21] , the number of channels available is also expected to scale due to the availability of faster transistors.
As previously mentioned and justified in section 3.4, we assume RF circuitry modeling and scaling proposed by Frank Chang et al. [21] [25] are valid for RFiof, which is also the same methodology adopted by other reports [21] [20] [35] . In these models, modulation and line separation are taken into account in order to keep a low bit error rate (BER). Furthermore, according to these models, maximum data rate and number of available channels scales with technology (rule of thumb: maximum data rate as half of the maximum carrier). In addition, these models also take noise margin reduction and differential transmission into account -via doubling the number of lines to minimize crosstalk effects as further described in section 4.1.
Moreover, this modeling also envisions that dispersion and distortion levels of RFiof structures are tolerated accordingly. The models incorporated in this methodology were validated and prototyped, as well as they are valid for transmission lines such as microstrips employed in RFiof, and follow ITRS [13] [21] [35] . Typical parameters provided by these models are data rates per carrier, space between carriers, total data rate per wire, as well as area and power of the TX/RX RF circuits, as developed in [21] .
We change to the delays estimation in RFiof. The overall delay of RFiof is given by the summation of the delays over the microstrip, trench, the coaxial cable, and the other side of the microstrip again, but on the other chip. To calculate the microstrip delay, we use the equation derived from [29] :
T µpd = 1.016 (0.475 * ǫr + 0.67)ns/f oot (4) where T mupd is the microstrip delay and ǫr is the dielectric coefficient of the microstrip. Regarding the coaxial propagation delay, the following equation [29] is valid:
T coaxialpd = 1.016 (ǫr)ns/f oot (5) where T coaxialpd is the coaxial delay and ǫr is the dielectric coefficient of the coaxial cable. The rest of the delays is discussed in the following section.
EXPERIMENTAL SECTION
In this section, we determine RFpin counts scaling for different memory technologies and types, using a similar methodology to the proposed by Marino [23] , but applied to I/O pins. Furthermore, we compare RFpin count with other technologies such as optics, electrical, and 3D-stacking. In the sequence, we employ the methodology proposed in [24] 
RFpin count / dimensions: matching current ranks and future memory scaling
In order to avoid circuit replication at the rank, buffering control, and data bits in both rank/processor sides, we propose creating dedicated RFpins for control and data aiming to keep DRAM circuitry as close to the original as possible.
Employing a 22-nm technology and the previous developed modeling [21] , aiming to have the maximum bandwidth, we employ 14 carriers, statically allocated with 36-GHz-inter-channel space (low BER), and 10 Gbits/s-datarate per carrier. Given the coaxial cable upper limit frequency (400GHz), half of that is available to the carriers (Nyquest): thus 5 carriers, each with 10 Gbits/s-data-rate, provide a total data rate of 50 Gbits/s to the RFMC.
To illustrate the design of the RF interface, we particularly chose a DDR3 rank type due to its large employment in general PCs and its significant pin counts (180 -240). Once the delays through TX/RX are not significant when compared to the memory timing operations -200-picosecond range [21] , they are not considered in the following formulations. The module particularly chosen is the Micron MT41K128M8 of 1GB (DDR3, 64 data bits, 1333 MT/s, table 1), with significant pin counts (180 -240), and experimented in section 2.1. To determine RFpin counts, we define:
RF pins = number of I/O pins per RF M C (6) and the memory throughput is defined as: m throughput = m cycle * tot bits transf erred,
where m cycle is the memory cycle. Using m bits as the amount of memory bits transferred in one memory cycle, we have in the sequence :
RF pins = f loor(data m bits/m throughput) (8) Then, using modulation and high-speed signaling to transfer memory bits in equation (2), we have: m throughput = m cycle * RF data rate * ncarrier (9) And, for data bits (data -d), we then have:
where data refer to data bits, such as a burst. Similarly, for control bits (control -c):
RF pins c = f loor(c m bits/c m throughput) (11) And finally,
To determine the number of RFpins needed, we determine the total amount of data bits transferred in one memory cycle, which we define as tot bits:
tot bits = total amount of bits in m cycle (13) We now exemplify RFpin count calculation for the target rank. Inspecting the rank and similar ones in Micron DDR3 catalogs [28] , except voltage, ground, and not-connected pins, the total number of pins effectively used for data transmission in a rank access -composed by a sequence of operations on the control and data busses -is around 123 bits (around 50%, with 64 for data, 59 for control of a total of 240 pins). Examining rank pin usage and timing, equation (13) shows that in one memory cycle we can have:
tot bits = (1/1333M T /s) * 5carriers * 10Gbits/s, or (14) tot bits = 37.5bits; f loor(37.5) = 37bits, (15) i.e., 37 bits can be transferred in one memory clock period, along one RFpin. Hence, 2 RFpins are necessary to carry all the 64 data bits and 2 RFpins for the 59 control bits needed, for a total of 4 RFpins. This RFpin count is scalable and has a similar magnitude to Corona 2-optical pin count showed by Vantrease et. al [7] . Figure 4a shows the result of RF scaling (combination of equations 3 to 10) with memory frequency scaling at 16nm; from this figure, we observe low magnitude RFpin counts for different memory generations, even for memories with larger clock frequencies than DDR4 ones. In addition, disregarding the 400GHz-upper-limit, we observe RFpin scalability equivalent to 2 optical pins.
Compared to traditional memory solutions, RFiof respectively presents a pin reduction of 16x and 24x if compared to RAMBUS XDR2 and Intel FBDIMM. Compared to optical pins, RFiof has 2x more pins (4 RFpins) or the same magnitude if the 400GHz upper limit is disregarded.
By analyzing ITRS predictions [13] , we have found that around 512 pins are exclusively dedicated to memory, once there are pins related to other elements (for example, PCI). Assuming a typical DDR3 240-pin budget and the area estimation (50%), we can potentially save up to 46.9% ((123 + 123) / 512) of the die area dedicated to the pins (I/O pins). Considering applying this technique to current microprocessors -with 2-4MCs, potentially up to 492 pins, which correspond to 4.920000 mm 2 of area saving can be obtained, with the typical 1000 um 2 per pin [13] . Furthermore, assuming similar pad-to-pin rates, similar area pad reduction could be obtained. Moreover, this analysis overestimates the number of control signals simultaneously used (clock included), which optimization is not presented due to space reasons. Finally, the investigation of having both control / data lines buffered and sequential transmission over a unique microstrip line are left as a future investigation. 
Area and Power Analyses
In this section, we analyse area/power aspects of RFMC, rank, and RF interconnection. Before this analysis, we list a typical MC composition and its functions: (i) front engine (FE), which processes cache requests, (ii) transaction engine (TE), which transforms memory requests into control / data memory commands, and (iii) physical transmission (PHY), constituted by control / data physical channels [37] .
To determine the RFiof architectural benefits of replacing MCs with RFMCs, we employ Marino's strategy [24] . This strategy focuses in two aspects: (i) area, (ii) and power benefits. In both of these aspects, McPAT tool [37] is employed to determine area and power of FE/TE present in both MC and RFMC, as well as for the MC PHY area part. However, to determine RFMC PHY area dimensions, the proposed strategy employs RX/TX area dimensions obtained via Frank Chang et al. circuitry modeling estimations [21] [35].
RFMC versus MC area (baseline)
The proposed methodology is applied to the (i) MC versus RFMC area. As a result, we observe in Figure 4b that for different technologies, the area of one RFMC corresponds to around 36.5% of the area of one MC, i.e., considering the MC area as area budget, we can fit up to 2.8x more RFMCs on the die, which means that, for the multicore baseline (5 MCs -section 2.1) MC area, we can have up to 14 RFMCs within this same area budget.
RFiop TX/RX Rank area
To estimate area dimension of the TX/RX area at the rank, we employ a similar methodology to the one used in previous subsection. While the results of this estimation indicate an area of about 0.015-0.0123 mm 2 -a small area overhead, considering typical fabricated memory die area of 50 mm 2 [28] . To further broaden this estimation, given the RF memory prototype reported by Byun et al. [9] , which has TX/RX area of about 0.094 mm 2 , the overhead of this area compared to the total chip area is still not significant.
MC versus RFMC power comparison
We organize the following analyses to identify RF power and energy benefits of RFiop and comparatively analyse it to the respective MC counterpart in each part of the memory path: (1) MC power comparison; (2) RFiof interconnection energy; and (3) rank power and total rank energy.
As mentioned in section 4.2.1, we adopt Marino's methodology [24] to compare FE/TE power in MC versus RFMC, since both are either present in RFMC and MC (obtained via McPAT tool [37] ). These magnitudes are illustrated in Figure 4c , where we observe that for different technologies (45, 32, and 22nm), FE/TE power decrease as technology improves -justified in [37] as the improvement of technology as the transistors size shrink.
Concentrating on the MC PHY power, most represented by the amount of bits transferred, it is the most power relevant when compared to the FE and TE. We envisioned this as a component of the dynamic energy, which includes I/O pin power, and is analyzed in the following section.
RFiof interconnection energy
To perform the interconnection energy determination, we employ the power versus distance projection from Tam et al [35] which is replicated in Figure 5a , and apply it for the average distance between RFMCs and ranks, estimated as 2.5 cm. As a result, we obtain 1.2 pJ/bit for the interconnection energy. To determine the MC interconnection energy, we measure the PHY power provided by McPAT [37] and divide by the amount of transferred bits, in a similar experiment as the one performed in section 2.1; we obtained around 6 pJ/bit. Therefore, we estimate that the interconnection energy savings are about 80%. With a similar strategy as the one utilized in section 4.2.1 (area), we estimate that we can fit up to 25x more RFMCs, which alternatively represents an architectural benefit. Since the area benefits obtained in the section 4.2.1 are smaller (equivalent to 14 RFMCs), we conservatively assume the latter as the dominant and do not determine the architectural performance benefits related to power.
Rank Power and Total Rank Energy
Since TX/RX elements are part of RFiof transmission, RFpin power is consumed as a replacement of pin termination power. Using a similar approach as the one used to compare RFMC versus MC power, combined to Micron DRAM sheet power, we determine the rank power. As a result, we can save up to 6.7% of the DRAM power in RFiof.
In order to determine the total rank energy usage, we performed the following calculation: memory energy = total power / total bandwidth (16) To obtain the rank power, we employ Micron data sheet parameters [28] combined to DRAMsim [8] , which provides the total number of memory accesses. Total rank energy contemplates the total dynamic and static energy of the set formed by all employed ranks. Bandwidth measurement was obtained via experiment with similar settings as performed in section 2.2, with different RFMC/MC counts. The results of this experimentation are shown in Figure 5b , which demonstrates that memory energy usage decreases in up to 43.9% compared to the baseline (baseline reference with 5 MCs, as explained in section 2.1) as we increase MC counts, given that the memory bandwidth scaling (obtained via RFMC scaling) is proportionally higher than power scaling (equation 16 ). An important observation is that although energy levels usage showed are significantly high, i.e. up to 240 mW/bit, these magnitudes are at these levels due to the rank model selected. Since RFiop is compatible with DDR-memory family, it could certainly be applied to low power ranks, such as LPDDR2 ones.
Methodology, Bandwidth, and Speedups
Before describing the methodology, we observe that we do not include optical modeling due to to the fact that, for the distance traversed, typical optical delays do have similar magnitudes to RF [15] [21] [35] , which would result in similar bandwidth / speedups / latency behavior (adopting the same settings for other hardware elements).
We model RFiof by employing M5 [30] and DRAMsim [8] simulators . Memory transactions are generated by M5 and captured by multiple MCs/RFMCs in DRAMsim, which respond with the result of the memory transaction.
To evaluate RFMC scalability, we observe that our experimentation covers different core:MC ratio (1:1/32, 1:1/16, until 1:1), or put differently, with different RFMC counts (1 to 32) for 32 cores. In addition, we restate that the baseline has 5 MCs (discussed in section 2.1). In order to evaluate MC scalability, we have employed the most conservative addressing mode by interleaving cache lines along the RFMCs, so that we do not take advantage of locality. Moreover, in order not to take advantage of locality benefits, we have employed closed page mode (server environment) in all of the experiments [8] . The memory timing parameters are based on rank previously analyzed (section 2.1, 1GB DDR3, Micron model MT41K128M8 [28] ).
To guarantee enough pressure on the memory system, we have utilized an OOO processor model. The processor modeled follows a clustered architecture, where we have one core per L2 slice, i.e., private L2 slices in order to avoid cache sharing effects. The ISA employed is based on Alpha processor, configured as a 4-way issue OOO core as typical current processors [3] . Furthermore, we presumed a banked and scalable L2 MSHR structure [40] . We assumed 1MB/core as an L2 cache slice size to reflect current OOO processors. L2 slices communicate through an 1-cycle RF-crossbar configured with same latency assumption of Frank Chang [21] study: 200ps of TX-RX delay, plus the rest of the cycle to transfer 64 Bytes using high speed and modulation. We obtained cache latencies from Cacti [5] and adopted MSHR counts for each L2 slice similarly to the 3D-stack study by Loh [18] reflecting configuration of a real processor.
Regarding memory delays, we have utilized typical two cycles for command-duration period and eight cycles for a Table 2 : benchmarks and input sizes burst duration; due to the speed-of-light property of RF, we estimate that the command-duration delays are reduced from two to one cycle and the bursts, from eight to one cycle. PCB delays are not included in the baseline modeling since we found a broad variety of magnitudes; due to that, the baseline measurements, such as bandwidth / speedups, are closer to the ideal case, i.e., RFiof likely bandwidth results are better than ones achieved here.
We estimate the coaxial-cable length size of 2.5cm and total microstrip length size (both microprocessor and rank) around 1.0 cm, with microstrip / coaxial cable delays respectively using equations (4) and (5), section 3.5. As a result, we obtain about 0.06ns and 0.125ns in terms of delays using the typical dielectric constant magnitudes of 4.5 and 2.1 from [17] , respectively for the microstrip and coaxial cable. These delays were incorporated into the modeled interconnection in M5. To finalize, table 1 summarizes all parameters we employed in the simulation environment. In the next subsection, we simply describe as counts when referring to RFMC counts, and to scalability when regarding to RFMC scalability. Using Loh's criteria [18] , we selected memory bandwidthbound benchmarks, focusing on the ones with a significant number of misses per kiloinstructions (MPKI) to stress the memory system. Above the selected benchmarks, we have (i) STREAM [26] suite, which we decompose in its four sub-benchmarks (Copy, Add, Scale, and Triad); (ii) PChase [32] with pointer chase sequences randomly accessed; (iii) Hotspot from Rodinia suite [38] ; (iv) Conjugate Gradient (CG), and Multigrid (MG), both from NPB [2] . STREAM and pChase are designed to evaluate bandwidth, while the latter also evaluates latency. The selected NPB applications reflect the bandwidth aspect of the HPC challenge [2] . Table 2 summarizes the benchmarks experimented, input sizes, read-to-write rate, and L2 MPKI obtained in the experiments. In all benchmarks, the parallel regions of interest were executed until completion. All the input sizes are larger than the total memory size, which guarantees that all the memory space is stressed. The average results were calculated based on harmonic average.
Bandwidth, Speedups, and Related
We define the following terminology:
• baseline: scalability under pin constraints. The baseline has 5 MCs, and 32 cores, according to the methodology employed in section 2.1.
• RFiof: defined as the proposed version, i.e., evaluating the (RFMC) scalability.
• RFiof burst command: difference between RFiof plus RF latency benefits, and RFiof.
• RFiofa: defined as the RFiof version with the same area budget as the baseline to explore its architectural benefits in terms of higher counts (RFMC area saving). It is obtained by RFiof extrapolation and has 14 RFMCs (discussed in section 4.1). • RFiofa burst command: difference between RFiofa plus RF latency benefits, and RFiofa (similarly, 14 RFMCs).
The right side of Figure 6 shows the bandwidth obtained in the experimentation for different core:MC ratios (1:1/32, 1:1/16, until 1:1) different counts. For all the STREAM benchmarks and pChase -designed to measure bandwidth magnitudes, and for different core:MC ratios, bandwidth is improved; RFiof, RFiofa, respectively provide up to 7.2x and 4.2 more bandwidth than the baseline due to (RFMC) scalability, i.e., more memory transactions are simultaneously processed.
Furthermore, as counts increase, the overall memory latency decreases, which also confirms bandwidth scaling. Figure 4e shows the average pChase memory latency RFiof; compared to the baseline, this latency is reduced by around 69% through scalability and up to 69.5% when the highspeed transmission benefits are included.
The speedups obtained across the benchmarks are illustrated on the right of Figure 6 for different core:RFMC ratios (32:1, 32:2, until 32:32), i.e., different counts. For all benchmarks, we observe that speedups increase in the same proportion as a result of the larger scalability. For STREAM, RFiof and RFiofa are respectively up to 8.6x and 5.6x faster than the baseline. Similar scaling trends are obtained for pChase, Hotspot, and CG; for these benchmarks, RFiof respectively achieved up to 3.23x faster for pChase, 5.0 x for Hotspot, 3.01x faster for CG, and finally 3.64x for MG, when compared to the baseline version. Accordingly, RFiofa followed a similar improvement trend. The largest bandwidth/speedup improvements occur for the STREAM suite due to its access pattern (stream) and MPKI magnitudes (Table 2) .
We now concentrate on the high-speed RF latency benefits. Regarding commands duration and burst we observe bandwidth improvements of up 25%. Similarly, speedups are improved, for all the selected applications; in this case, speedups are improved by up to 20.4% as illustrated on the right side of Figure 6 . The same trend is also valid for RFiofa, in terms of bandwidth (20%) and speedup (18%). In terms of RF latency decrease, pChase indicates a maximum reduction of about 7.5% (Figure 4e) . Moreover, for all the benchmarks evaluated, as parallelism -represented by the number of RFMCs -grows, the scalability benefits are more dominant than the latency ones (burst command versions) as indicated by the different improvements percentages.
We observe that some benchmarks exhibit traffic imbalance between memory controllers in interleaved mode and a speedup saturation for higher counts. After deeply investigating the simulation infrastructure statistics, we notice that some L2 slices presented significantly different miss rates as (RFMC) count is scaled; this context presents many similarities to the churn phenomenon described by Loh [18] when scaling MSHRs, which we leave as further investigation. Furthermore, larger input sizes could potentially address MG speedups saturation after 8/16 RFMCs, since we restrict M5 address space size to 2GB.
RELATED WORK
10 TB/s-bandwidth Corona [7] optical memory system (160 GB/s/MC) was designed aiming low energy levels (7.8 nJ/bit) per memory channel access, and most importantly, with only 2 optical I/O pins per optical memory. Although conceived for CMOS, RFiof has similar order of number of pads (4 RFpins), disregarding the 400GHz upper limit.
The reconfigurable CDMA RF memory bus by Kim et al [14] targets I/O pin count reduction and bandwidth. However, this solution was not interfaced to MCs, neither to supply the multicore-era bandwidth demands. Moreover, RFiof adopts FDM, reported [25] to present higher bandwidth than CDM used in this CDMA bus. Given this CDMA bus [14] , the RF overlaid with mesh in [20] [21] , and Tam's [35] RF-infuture microprocessor design, RFiof employs an equivalent approach regarding RF theory/circuitry modeling.
The DIMM Tree architecture [39] targets off-chip memory, investigating the trade-offs between a multi-drop rank latency versus the RF single-drop latency, as well as the RF bandwidth supplied to each rank versus the number of ranks. While sharing RF, RFiof provides a significantly lesser pin count (around 4RFpins) than DIMM Tree (39 pins). Moreover, DIMM Tree focuses on rank scalability using the same RFMC, while RFiof on RFMC scalability.
Marino [24] proposed an on-package RF memory organization targeting MC power reduction. While both employ RF, RFiof focuses on pin scalability to explore scalability of RFMCs, aiming bandwidth and performance. As a follow up paper, Marino [22] extended this architecture to focus on pad scalability; to contrast with the later, which focuses on package pad reduction, RFiof focus also in I/O pin reduction, which allows larger scalability in terms of RFMCs.
CONCLUSION AND FUTURE PLANS
We have proposed RFiof memory organization as an approach to the I/O pin problem. In RFiof, MC and typical I/O pins are replaced by RF designed apparatus, which include RFMCs, RFpins, RF TX/RX, microstrip/-to-coaxial interface, and a coaxial cable. RFiof advantages are manyfold: (i) by removing the pin constraints via a scalable RFpin counts, we demonstrate high bandwidth by scaling RFMCs, thus improving performance, (ii) die area and (iii) power/energy reduction, (iv) DDR-family compatible, (iv) and a cost-design alternative to optical systems.
As future research points, we plan to evaluate RF benefits when communicating to 3D-stacking memories, as vertical RF TSVs viability improve. Although RFiof is DDRcompatible, we plan to develop a dedicated rank, to further explore its performance and power benefits.
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